A novel low-kickback-noise Class-AB latched comparator utilizing unilateralization technique is presented for high-speed folding and interpolating analog-to-digital converter (ADC). The load transistors are independent with the clock signal. So the comparator can suppress the kickback noise significantly and work at low power supply. Dummy transistors and neutralization technique are also introduced to further reduce the noise. The comparator is simulated in 0.18-µm standard digital CMOS technology. A very low kickback noise voltage of 0.14 mV is realized at the differential input voltage of 300 mV. The power dissipation is about 202 µW at 1.8 V supply voltage, 250 MHz clock frequency.
Introduction
Class-AB latched comparator can be introduced into the folding and interpolating analog-to-digital converter (ADC) for high speed and low power dissipation. However, the kickback noise can not be neglected. Due to the rail-to-rail signals at the regeneration nodes coupled directly to the inputs, it may make the ADC output code false and degrade the resolution efficiency. Fig. 1 (a) shows a traditional Class-AB latched comparator structure. Several approaches have been reported to reduce the kickback noise of the Class-AB latched comparator. Source followers are effective to reduce the kickback noise but induce more static consumption [1] . Neutralization technique can accomplish low kickback noise in some extent [2] . During the regeneration phase, the input nodes can be isolated from the regeneration nodes by using switches [3] . However, the input voltage is still disturbed when the sampling switches close. The isolation between the drains of differential pair transistors and the regeneration nodes reduces the kickback noise [4, 5] . However, it will make the input transistors go into the triode region easily, and the drain voltage variations will originate kickback noise in evidence. An improved circuit proposed by Figueiredo [6] can suppress the kickback noise significantly, as shown in Fig. 1 (b) . Nevertheless, the circuit still needs to be improved further because there is still large kickback noise when transistors M 11 /M 12 are transiting between cutoff and saturation.
In this paper, a low kickback noise Class-AB latched comparator is proposed using unilateralization and neutralization techniques. Preamplifier and dummy MOS transistors are also introduced into the circuit to suppress the kickback noise. The comparator is simulated in 0.18-µm standard digital CMOS technology. A very low kickback noise voltage of 0.14 mV is realized at the differential input voltage of 300 mV. Under the 250 MHz clock frequency, low power dissipation can be achieved at 1.8 V supply voltage. Fig. 1 (a) , (b) and (c) shows the traditional Class-AB latched comparator, an improved Class-AB latched comparator proposed by Figueiredo, and the propose Class-AB latched comparator in this paper respectively. Compared to the former two structures, we focused on suppressing the kickback noise in the circuit.
Proposed Class-AB latched comparator
In the input stage of Fig. 1 (c can suppress the kickback noise significantly, which will be illuminated later. Considering the low supply voltage application, a source-coupled amplifier is used to achieve unilateralization. This can limit the direction of the signalflowing which just flows from the inputs to the nodes a 1 and a 2 . Therefore, the voltage variations at nodes a 1 /a 2 is coupled to the inputs more slightly. Although the circuit would draw more current, lower supply voltage makes the whole comparator consume less power. The NMOS input transistors are designed to reduce parasitic capacitance of the input transistors to relieve the couple effects.
It is assumed that the voltage at node a 1 changes ΔV , the voltage variation ΔV s at the source of M 1 is given by
where, g m13 and g mb13 are respectively the transconductance and body transconductance of M 13 . r o1 /r o13 are the output resistances of M 1 /M 13 . Usually, (g m13 + g mb13 )r o13 > 10, so the coupling effects between a 1,2 and sources of M 1,2 can be reduced significantly, resulting in much lower kickback noise.
Diode-connected transistors are proposed as the loads of the input different pair. Firstly, they needn't switch between cutoff and saturation, avoiding large instantaneous current and large voltage variation at a 1 /a 2 . Thus, low kickback noise can be achieved. Secondly, the current flows through the load transistors M 11 /M 12 in Fig. 1 (c) during the whole clock period. The transistors M 11 /M 12 in Fig. 1 (b) are cutoff during half of the clock period. It looks like that the power dissipation would increase. Actually, when M 11 /M 12 cut off, M 5 and M 6 serve as the loads of the preamplifier, and hence there is still current in preamplifier. The power dissipation also remains. So the power dissipation in the proposed circuit doesn't increase in fact.
To ensure the small voltage variations at a 1 /a 2 , the load resistance of preamplifier should change as slightly as possible during the whole clock period. When clk is high, M 11 and M 12 serve as load and their resistances are defined as
When clk is low, M 5 and M 11 , M 6 and M 12 are parallel connected as loads. The total load resistance is given as
So we design large g m11,12 and small g m5, 6 to diminish the difference between R high and R low to reduce voltage variation at a 1 /a 2 . However, too large g m11,12 may cause low gain of preamplifier, reducing the resolution and speed of the comparator. And, too small g m5, 6 would slow the latch. Fig. 1 (b) was substituted to NMOS switch. So the NMOS switch can be controlled by clk and minimize the clock feedthrough effects. When the source voltage of M 1 /M 2 varies, preamplifier provides the charge current for the parasitic capacitance of M 1 /M 2 . Those charge currents will cause the kickback noise. As shown in Fig. 1 (c) , two capacitances equal to the value of gate-source capacitance of M 1 /M 2 are added to reduce the kickback noise. Because the currents are produced when the gate capacitance of M 17 /M 18 discharges, two capacitances equal to the gate-source capacitance of M 1 /M 2 can be added to reduce the kickback noise as shown in Fig. 1 (c) . 
Simulation results
The proposed comparator are simulated in 0.18-µm standard digital CMOS technology at 1.8 V supply voltage using HSPICE. The clock frequency is 250 MHz. The kickback noise is obtained by measuring the gate voltage of input transistors. An 8 kΩ resistance is inserted between the gates of input transistors and the signal source during the measurements. The kickback noises in Figueiredo's circuit and ours are compared when the amplitude of input differential voltage is 300 mV. Fig. 2 (a) indicates that the comparator in the Fig. 1 (b) almost has no kickback noise during the regeneration phase. However, when clk is switching, it is still large kickback noise, about 136 mV. The kickback noise is about 25 mV only using unilateralization technique, as shown in Fig. 2 (b) . The load transistors proposed here can also considerably reduce the kickback noise to 27 mV, as shown in Fig. 2 (c) . Fig. 2 (d) shows the kickback noise in our proposed comparator. The value is just about 0.14 mV. It can be seen that the kickback noise was suppressed significantly here. Furthermore, the power dissipation of the whole comparator including the output latch is just about 202 µW. So, the circuit can work at lower supply voltage to improve the power efficiency further. Table I summarizes a comparison on the performances with the comparator proposed by Figueiredo. According to simulation results of Hspice, our comparator can work at higher frequency but consume less power. Importantly, the kickback noise voltage is very low, just 4% of that of comparator in [6] .
Conclusion
An improved low kickback noise and low voltage Class-AB latched comparator is discussed. The inputs and the regeneration nodes are isolated using the unilateralization technique. The source-coupled amplifier can work at low power supply. The load transistors independent with clock signal are introduced to avoid large instantaneous current. So the kickback noise is reduced significantly. In addition, the dummy transistors relieve the clock feedthrough effects and neutralization technique also helps to reduce further the kickback noise. According to simulation results, the comparator achieves a very low kickback noise voltage of 0.14 mV at the differential input voltage of 300 mV. Low power dissipation of 202 µW can be achieved at 1.8 V supply voltage while the clock frequency is increased to 250 MHz.
